
DOT MATRIX CHARACTER LCD MODULE USER'S MANUAL

Cliff notes

PicDem2 Plus connection to LCD



		\mathbf{S}	tandard	l Chara	cter Fo	nt Tabl	e

	1	1		3	tangaro	d Chara	icter Fo	nt Tabi	e	1			
High order bit Low order bit	0000	0010	0011	0100	0101	0110	0111	1010	1011	1100	1101	1110	1111
X X X X0000	CG RAM (1)		Ø	0	! ?	•.	;:: -		*****	-5		¢:	p
X X X X0001	(2)	i	1	-	Q			:::	";"	;	Ĺ.,	====	q
X X X X0010	(3)	11			R	b	r	! "	4	ij	x	F	8
X X X X0011	(4)	***	3	C	:;	C	5	i	ij	7	: :::	€.	60
X X X X0100	(5)	#	4				<u>†.</u> .	٠.		!- -	†	! !	Ω
X X X X0101	(6)	7,			IJ	#	IJ	::		;		(3	ü
X X X X0110	(7)	8.		;	Ų	f	i.,i	: ;	!			P	:
X X X X0111	(8)	;	7		Į,j	!!	(,,t	7		;;;	7	9	711
X X X X1000	(1)	(8	H	X	h	×	4	7	*	ij	.,!"	X
X X X X1001	(2))	9	Ï.	Y	i	!!!	r	7	J	11.	1	
X X X X1010	(3)	*	:: ::	J	:	j	Z .			iì	į.·	j	#
X X X X1011	(4)	-	:: ;:	K	!	k	{	#	Ţ.			×	F
X X X X1100	(5)	;	<		#	1		#:	:. ;	:	ŋ	#	Fÿ
	(6)		====	M		m	>		7	^,	:	!	
	(7)	::	>	Н	^.	n	:	==	Ï	:::	•••	F	
	(8)		7	0		0		·ņ	y	7	III	ö	

Data Display Memory Configuration

	Co	lumn												
	1	2	3		15	16		19	20	 31	32	 38	39 4	10
line 1	00	01	02		0E	0F		12	13	1E	1F	25	26	27
line 2	40	41	42		4E	4F		52	53	5E	5F	65	66	67
							,							
			16	x 2										

Table 1.4 Selection of Registers

RS	R/W	Operation
0	0	IR write, internal operation (Display Clear etc.)
0	1	Busy flag (DB ₇) and Address Counter (DB ₀ ~ DB ₆) read
1	0	DR Write, Internal Operation (DR ~ DD RAM or CG RAM)
1	1	DR Read, Internal Operation (DD RAM or CG RAM)




Fig. 4.1Bus Write Operation Sequence.
(Writing data from MPU to Module)

4.2.3 Timing Characteristics of Each Drawing

 $(Vcc = 5.0V \pm 5\%, Vxx = 0V, Ta = 0 \sim 50 \uparrow C)$


Write timing characteristics (Fig. 4.1)

It	em	Symbol	Specs.	Value	Unit
			Min.	Max.	
Enable cycle time		tcycle	1000	-	ns
Enable pulse width	"High" level	PW_{EH}	450	-	ns
Enable rising, falling	time	$t_{\rm Er},t_{\rm Ef}$	-	25	ns
Set up time	RS, R/W-E	t _{AS}	140	-	ns
Address hold time		t _{AH}	10	-	ns
Data set up time		t _{DSW}	195	-	ns
Data hold time		t _H	10	-	ns

Read timing characteristics (Fig. 4.2)

Ite	em	Symbol	Specs.	Value	Unit
			Min.	Max.	
Enable cycle time		tcycle	1000	-	ns
Enable pulse width	"High" level	PW_{EH}	450	-	ns
Enable rise, fall time		$t_{\rm Er},t_{\rm Ef}$	-	25	ns
Set up time	RS, R/W-E	t _{AS}	140	-	ns
Data delay time		$t_{ m DDR}$	-	320	ns
Data hold time		t_{H}	20	-	ns

4.2.2 Read Operation



Bus Read Operation Sequence (Reading data from Module to MPU)

3.1.1 Clear Display

	RS	R/W	DB_7	DB_6					DB_1	DB_0
Code	0	0	0	0	0	0	0	0	0	1

Writes the space code "20" (hexadecimal) into all addresses of DD RAM. Returns display to its original position if it was shifted. In other words the display clears and the cursor or blink moves to the upper left edge of the display. The execution of clear display instruction sets entry mode to increment mode.

3.1.2 Return Home

	RS	R/W	DB_7	DB_6					DB_1	DB_0
Code	0	0	0	0	0	0	0	0	1	X

Sets the DD RAM address "0" in address counter. Return display to its original position if it was shifted. DD RAM contents do not change.

The cursor or the blink moves to the upper left edge of the display. Text on the display remains unchanged.

3.1.3 Entry mode set

	RS	S/W	DB_7	DB_6					DB_1	DB_0
Code	0	0	0	0	0	0	0	1	I/D	S

Sets the Increment/Decrement and Shift modes to the desired settings.

I/D: Increments (I/D = 1) or decrements (ID = 0) the DD RAM address by 1 when a character code is written into or read from the DD RAM.

The cursor or blink moves to the right when incremented by +1.

The same applies to writing and reading the CG RAM.

S: Shifts the entire display either to the right or to the left when S = 1; shift to the left when I/D = 1 and to the right when I/D = 0. Thus it looks as if the cursor stands still and only the display seems to move.

3.1.4 Display ON/OFF Control

	RS	R/W	DB_7	DB_6					DB_1	DB_0
Code	0	0	0	0	0	0	1	D	C	В

Controls the display ON/OFF status, Cursor ON/OFF and Cursor Blink function.

D: The display is ON when D = 1 and OFF when D = 0. When OFF due to D = 0, display data remains in the DD RAM. It can be displayed immediately by setting D = 1.

C: The cursor displays when C = 1 and does not display when C = 0. The cursor is displayed on the 8^{th} line when 5×7 dot character font has been selected.

B: The character indicated by the cursor blinks when B=1. The blink is displayed by switching between all blank dots and display characters at 0.4 sec intervals.

The cursor and the blink can be set to display simultaneously.

3.1.6 Function Set

Sets the interface data length, the number of lines, and character font.

	RS	R/W	DB_7	DB_6					DB_1	DB_0
Code	0	0	0	0	1	DL	N	F	X	X

DL: Sets interface data length. Data is sent or received in 8-bit length (DB₇ ~ DB₀) when DL = "1", and in 4-bit length (DB₇ ~ DB₄) when DL = 0. When the 4-bit length is selected, data must be sent or received twice.

N: Sets the number of lines, N = "0":1 line display (1/8 duty), N = "1":2 line display (1/16 duty)

F: Sets character font. $F = "1":5 \times 10 \text{ dots}, F = "0":5 \times 7 \text{ dots}$


3.1.8 Set DD RAM Address

-	RS	R/W	DB_7	DB_6					DB_1	DB_0
Code	0	0	1	A	A	A	A	A	A	A
•	\leftarrow	— Highe	r order bi	its			Low	er order b	its —	<u>→</u>

Sets the address counter to the DD RAM address AAAAAA. Data is then written/read to from the DD RAM.

For a 1-line display module AAAAAA is "00" \sim "4F" (hexadecimal). For 2-line display module AAAAAA is "00" \sim "27" (hexadecimal) for the first line and "40" \sim "67" (hexadecimal) for the second line. (See section 1.7.6 "DD RAM addressing")

3.1.10 Write Data to CG or DD RAM




Writes binary 8-bit data DDDDDDDD to the CG or DD RAM.

The previous designation determines whether the CG or DD RAM is to be written (CG RAM address set or DD RAM address set). After a write the entry mode will automatically increase or decrease the address by 1. Display shift will also follow the entry mode.


1.7.5 Address Counter (AC)

The DD RAM address (ADD) is set in the Address Counter (AC) and is represented in hexadecimal notation.

The address counter can be written using the "Set DD RAM Address" instruction and can be read using the "Read Busy Flag and Address" instruction. In each case, data bits D_0 - D_6 represent the DD RAM address. In the read operation, bit D_7 represents the "Busy Flag".



2.2.2.2 4 - Bit Initialization:



Display OFF.

Table 3.1 List of Instructions

Instruction	Code									Description	Execution time (max.) when fcp or fosc is	
Clear Display	RS 0	R/W 0	DB ₇	DB ₆	0 DB ₅	0 DB ₄	DB ₃	0 DB ₂	0 DB ₁	1 1	Clears entire display and sets DD RAM address 0 in address counter.	250 kHz 15.2ms
Return Home	0	0	0	0	0	0	0	0	1	Х	Sets DD RAM address 0 in address counter. Also returns shifted display to original position. DD RAM contents remain unchanged.	15.2ms
Entry Mode Set	0	0	0	0	0	0	0	1	I/D	S	Sets cursor move direction and specifies shift or display. These operations are performed during data write and read.	40μs
Display ON/OFF Control	0	0	0	0	0	0	1	D	С	В	Sets ON/OFF of entire display (D), cursor ON/OFF (C), and blink of cursor position character (B).	40μs
Cursor or Display Shift	0	0	0	0	0	1	S/C	R/L	X	Х	Moves cursor and shifts display without changing DD RAM contents.	40μs
Function Set	0	0	0	0	1	DL	N	F	X	X	Sets interface data length (DL), number of display lines (N) and character font (F).	40μs
Set CG RAM Address	0 0 0 1 ACG									Sets CG RAM address. CG RAM data is sent and received after this setting.	40μs	
Set DD RAM Address	0 0 1 ADD										Sets DD RAM address. DD RAM data is sent and received after this setting.	40μs
Read Busy Flag & Address	0	1	BF AC								Reads busy flag (BF) indicating internal operation is being performed and reads address counter contents.	40μs
Write Data to CG or DD RAM	1 0 Write Data									Writes data into DD RAM or CG RAM.	40μs	
Read Data from CG or DD RAM	1 1 Read Data										Reads data from DD RAM or CG RAM.	40μs
	I/D=1: Increment I/D=0: Decrement S=1: Accompanies display shift S/C=1: Display shift S/C=0: Cursor move R/L=1: Shift to the right R/L=0: Shifts to the left DL=1: 8 bits, DL=0: 4 bits N=1: 2 lines, N=0: 1 line F=1: 5x10 dots, F=0: 5x7 dots BF=1: Internally operating BF=0: Can accept instruction										DD RAM : Display Data RAM CG RAM : Character Generator RAM ACG : CG RAM address ADD : DD RAM address. Corresponds to cursor address. AC : Address counter used for both DD and CG RAM address.	Execution time changes when frequency changes. Example: When fcp or fosc is 270kHz: 40μs x 250/270 = 37 μs

x = don't care. (No Effect)